HQ Aero is currently recruiting for experienced FPGA Design/Verification Engineer – Level 4 for openings in Sunnyvale, CA. 
The Most Recommended Aviation Job Website Search Jobs. Get Hired.
JSfirm

FPGA Design/Verification Engineer – Level 4 – Sunnyvale, CA

HQ Aero Management Inc. • 
Sunnyvale, California, USA
Position Type: Contractor
Share
Job Description:

HQ Aero is currently recruiting for experienced FPGA Design/Verification Engineer – Level 4 for openings in Sunnyvale, CA.



 

Job Requirements:
  • Bachelor’s degree from an accredited college in a related discipline, or equivalent experience/combined education with 9 years of professional experience (or 7 years of professional experience required with a related Master’s degree or 4 years of professional experience required with a related PhD or JD; or no experience required with a MD).
  • FPGA & ASIC Design and Verification experience; Language Proficient in VHDL/Verilog for FPGA Development; FPGA Verification with OVM/UVM; Developing, testing and integrating digital signal processing, high speed digital design, high speed communication or system-on-chip implemented on FPGA platforms; Strong lab integration and test skills.
  • Criminal Background Check required.
  • Compliant to FAA Drug and Alcohol screening and background checks mandatory.
Salary Range: Neg-Neg
Relocation:
Travel:
Job Ident #:
Share

JSfirm, LLC

Roanoke, TX

jobs@jsfirm.com

JSfirm LLC, Privacy Policy

All rights reserved. 2001-2018 JSfirm